1
کامپیوتر و شبکه::
ضربکنندهٔ والاس
Bhaskar, "Low-complexity wallace multiplier using energy-efficient full adder based on carbon nanotube technology," International Journal of Engineering Research and General Science, vol. 3, no. 2, 2015, pp. 1308-1313.
Compared to the Wallace multiplier, a 16-bit approximate multiplier implemented in a 28nm CMOS process shows a reduction in delay and power of 20% and up to 69%, respectively.
POWER CONSUMPTIONS OF FPGA IMPLEMENTATIONS OF THE 16-BIT APPROXIMATE AND WALLACE MULTIPLIERS.
Power vs. frequency for (a) 8-bit and (b) 16-bit approximate and Wallace multipliers.
Wallace multipliers of the same size have been implemented in STM 28nm CMOS process.
واژگان شبکه مترجمین ایران